Difference between revisions of "PRACE"

From PUBLIC-WIKI
Jump to navigation Jump to search
Line 50: Line 50:
 
|-
 
|-
 
| Cache
 
| Cache
| 4
+
| 12 MB L2
 
|-
 
|-
 
| Bus speed
 
| Bus speed
| 4
+
| 1600 MHz FSB
 
|-
 
|-
 
| FSB parity
 
| FSB parity
| 4
+
| Yes
 
|-
 
|-
 
| TDP
 
| TDP
| 4
+
| 80 W
 
|-
 
|-
 
| VID Voltage Range
 
| VID Voltage Range
| 4
+
| 0.850V-1.3500V
 
|}
 
|}

Revision as of 12:18, 24 January 2017

Cluster of IUCC

TEXT


Centered Table
Col 1, row 1 Col 2, row 1 (and 2) Col 3, row 1
Col 1, row 2 Col 3, row 2


Technical Details

Model Number of Severs Processors Cores each node Frequency processor Memory / node HDD per node
IBM x3450 servers 53 Intel(R) Xeon(R) CPU E5472 8 3.0 GHz 64 GB 1TB


Peformance

Parmeter Value
Processor Number E5472
Processor Base Frequency 3.00 GHz
Cache 12 MB L2
Bus speed 1600 MHz FSB
FSB parity Yes
TDP 80 W
VID Voltage Range 0.850V-1.3500V